Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate Arrays
نویسندگان
چکیده
منابع مشابه
Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate Arrays
This paper addresses several issues involved for routing in Field-Programmable Gate Arrays (FPGAs) that have both horizontal and vertical routing channels, with wire segments of various lengths. Routing is studied by using CAD routing tools to map a set of benchmark circuits into FPGAs, and measuring the effects that various parameters of the CAD tools have on the implementation of the circuits...
متن کاملHigh - Performance Routing for Field - Programmable Gate Arrays
The advantages of field-programmable gate arrays (FPGAs) are sometimes eclipsed by a substantial performance penalty due to signal delay through the programmable routing resources. W e propose Q new FPGA routing construction that directly minimizes source-sink signal propagation delay based on a graph generalization of rectilinear Steiner arborescences (i.e., shortest-paths trees with minimum w...
متن کاملRoutability Prediction for Field Programmable Gate Arrays with a Routing Hierarchy
The author has granted a non-exclusive licence allowing the National Library of Canada to reproduce, loan, distn'bute or seil copies of this thesis in microfonn, paper or electronic formats. The author retains ownership of the copyright in this thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without the author's permission. L'auteur a accordé u...
متن کاملRouting Algorithms and Architectures for Field-Programmable Gate Arrays
Field-Programmable Gate Arrays (FPGAs) are a new type of user-programmable integrated circuits that supply designers with inexpensive, fast access to customized VLSI. A key component in the design of an FPGA is its routing architecture, which comprises the wiring segments and routing switches that interconnect the FPGA’s logic cells. Each of the user-programmable switches in an FPGA consumes si...
متن کاملTestable Clock Routing Architecture for Field Programmable Gate Arrays
Abstract This paper describes an efficient methodology for testing dedicated clock lines in Field Programmable Gate Arrays (FPGAs). A H-tree based clocking architecture is proposed along with a test scheme. The Htree architecture provides optimal clock skew characteristics. The H-tree architecture consumes at least 25% less of the routing resources when compared to conventional clock routing sc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1996
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1996/45983